Login / Signup

Carrier Modulation in 2D Transistors by Inserting Interfacial Dielectric Layer for Area-Efficient Computation.

Zheng BianJialei MiaoTianjiao ZhangHaohan ChenQinghai ZhuJian ChaiFeng TianShaoxiong WuYang XuBin YuYang ChaiYuda Zhao
Published in: Small (Weinheim an der Bergstrasse, Germany) (2023)
2D materials with atomic thickness display strong gate controllability and emerge as promising materials to build area-efficient electronic circuits. However, achieving the effective and nondestructive modulation of carrier density/type in 2D materials is still challenging because the introduction of dopants will greatly degrade the carrier transport via Coulomb scattering. Here, a strategy to control the polarity of tungsten diselenide (WSe 2 ) field-effect transistors (FETs) via introducing hexagonal boron nitride (h-BN) as the interfacial dielectric layer is devised. By modulating the h-BN thickness, the carrier type of WSe 2 FETs has been switched from hole to electron. The ultrathin body of WSe 2 , combined with the effective polarity control, together contribute to the versatile single-transistor logic gates, including NOR, AND, and XNOR gates, and the operation of only two transistors as a half adder in logic circuits. Compared with the use of 12 transistors based on static Si CMOS technology, the transistor number of the half adder is reduced by 83.3%. The unique carrier modulation approach has general applicability toward 2D logic gates and circuits for the improvement of area efficiency in logic computation.
Keyphrases
  • optical coherence tomography
  • molecular dynamics simulations
  • ionic liquid
  • perovskite solar cells
  • electron transfer
  • gold nanoparticles
  • reduced graphene oxide
  • high temperature